top of page
Wavy Abstract Background

AeroCrypt-Di Processor

Overview

AeroCrypt-Di is a state-of-the-art, lightweight crypto processor designed to meet the stringent energy requirements of IoT devices while ensuring robust data integrity in the quantum era. Specifically engineered to implement the FIPS SP 800-232 LWC ASCON algorithm, it provides a post-quantum key establishment infrastructure. AeroCrypt-Di supports key encapsulation, digital signatures, and hashing, all tailored for quantum-secure key management. Its flexible architecture, powered by an enhanced instruction set architecture (ISA), enables exceptional security and performance, making it an essential building block for future-proof systems in high-security applications.

Features

  • Compliant with SP 800-232 LWC ASCON.

  • Compliant with FIPS-203 Module-Lattice-Based Key-Encapsulation Mechanism Standard (ML-KEM).

  • Compliant with FIPS-204 Module-Lattice-Based Digital Signature Standard (ML-DSA).

  • SHA3 (Supports all SHAKE and SHA3 flavors).

  • NIST Compliant RNG.

  • Flexible ISA for seamless integration to SoC.

Benefits

  • Lightweight encryption/decryption

    • Supporting lightweight authenticated encryption and decryption, in addition to hashing and eXtendable output function

  • Quantum-Resistant Security

    • Safeguards data against emerging quantum threats supporting FIPS-203 and FIPS-204.

  • Enhanced System Performance

    • Optimized instruction set architecture (ISA) delivers faster processing speeds and improved efficiency.

  • Flexible Integration

    • Easily integrates into a wide range of systems.

  • Future-Proof Technology

    • Built to withstand the challenges of tomorrow’s technology landscape.

  • Low Power Consumption

    • Energy-efficient design suitable for high-performance and resource-constrained environments.

tmp2.png

Technical Specifications

kem_dsa_aero_table.jpg

AeroCrypyt-Di Performance

The clock cycles required for FIPS 203 (ML-KEM) and FIPS 204 (ML-DSA) operations are detailed in the accompanying table. These estimates are based on average measurements, average message length of 5000 bytes, factoring in rejection sampling execution cycles and assuming the absence of loops within the ML-DSA processes. Due to variable latency—particularly from the uniform rejection function and potential loop structures—these values are non-deterministic and represent typical performance rather than absolute figures.

performance.jpg
bottom of page